Table of Contents
Introduction
When designing a 6 layer PCB, most engineers focus heavily on schematic capture and component placement — but the single most consequential decision you will make happens before you route a single trace: your stackup.
A 6 layer PCB stackup defines how your copper layers, prepreg sheets and core materials are arranged and bonded together to form the final board. It determines the electrical distance between signal layers and their reference planes, the dielectric constants that govern your trace impedances, the symmetry that keeps your board flat through lamination and reflow, and ultimately whether your design will pass signal integrity simulation, EMI/EMC testing and manufacturing inspection — or fail at any one of those stages.
Get the stackup right, and everything downstream becomes easier: controlled impedance traces calculate cleanly, high-speed signals stay within their return path boundaries, power distribution noise stays low, and your board comes back from fabrication flat and functional. Get it wrong, and no amount of post-layout tweaking will fully compensate for a fundamentally flawed layer arrangement.
The good news is that 6 layer PCB stackup design follows a well-established set of principles. Unlike a 2 or 4 layer board where your options are limited, a 6 layer design gives you enough layers to properly shield high-speed signals, dedicate planes to power and ground, and still maintain sufficient routing space — all within a board thickness and cost envelope that is practical for most commercial and industrial products.
In this guide, we walk through everything you need to know to design a robust 6 layer PCB stackup from scratch: the fundamental rules that govern layer arrangement, the most common configurations and when to use each one, controlled impedance planning, material selection, and the DFM considerations that will determine whether your stackup is not just electrically sound but also manufacturable at yield.
Whether you are designing a high-speed digital board, an RF-mixed signal system, an industrial controller or an IoT edge computing module, this guide will give you a practical, engineering-driven framework for making the right stackup decisions — before you send a single Gerber file to your PCB manufacturer.
Working on a 6 layer PCB project? Vonkka PCB offers free stackup consultation and DFM review for all new inquiries. Learn more about our 6 Layer PCB Manufacturing & Fabrication services →
What Is a 6 Layer PCB Stackup?
A PCB stackup is the ordered arrangement of copper layers and insulating dielectric materials — prepreg and core — that are laminated together under heat and pressure to form a finished multilayer board. In a 6 layer PCB, this means six discrete copper layers separated by dielectric material, all bonded into a single rigid structure.
But a stackup is far more than a manufacturing specification. It is an electrical design decision. The thickness of the dielectric between layers determines the impedance of your controlled traces. The position of ground and power planes relative to signal layers determines how cleanly return currents flow and how effectively the board suppresses electromagnetic interference. The overall symmetry of the stackup determines whether the board stays flat or warps during the lamination and soldering process.
The Role of Each Layer Type
In a 6 layer PCB, each of the six copper layers is typically assigned one of three functional roles:
- Signal layers carry routed traces connecting components. They handle everything from low-speed GPIO lines to multi-gigabit differential pairs, depending on their position in the stackup and the routing rules applied to them.
- Ground plane layers provide a continuous, low-impedance reference surface for signal return currents. A solid, uninterrupted ground plane is one of the most powerful tools available for controlling EMI and maintaining signal integrity.
- Power plane layers distribute supply voltages across the board with low impedance. When tightly coupled to an adjacent ground plane, a power-ground plane pair also acts as a distributed bypass capacitor, improving power integrity across the entire board.
Some designs use mixed-use inner layers that combine partial power zones and signal routing, though this approach requires careful planning to avoid disrupting return current paths.
Why 6 Layers Give You More Stackup Flexibility
A 4 layer PCB stackup — the most common configuration for mainstream digital designs — typically looks like this: Signal – GND – PWR – Signal. This arrangement works well for moderate-density designs, but it leaves both outer signal layers without a tightly coupled reference plane on one side, and it provides no dedicated inner signal routing layers for shielding sensitive traces.
A 6 layer stackup changes this fundamentally. With two additional layers available, you can:
- Dedicate two full inner layers to ground and power planes while still maintaining two inner signal routing layers
- Place every signal layer adjacent to at least one reference plane, dramatically improving signal integrity and return path control
- Route your most sensitive high-speed signals on inner layers, where they are naturally shielded by the surrounding reference planes
- Maintain a symmetrical construction that resists warping through thermal cycling
This is why 6 layer PCBs are the preferred choice for designs that have outgrown what a 4 layer board can reliably deliver — not just in routing density, but in electrical performance and EMC compliance.
How a Typical 6 Layer Stackup Is Built
A standard 6 layer PCB stackup is constructed from the outside in as follows:
| Layer | Material | Function |
|---|---|---|
| Layer 1 (Top) | Copper foil | Signal / Component side |
| Dielectric | Prepreg | Bonding layer |
| Layer 2 | Copper foil | Ground plane |
| Dielectric | Core | Rigid substrate |
| Layer 3 | Copper foil | Inner signal |
| Dielectric | Prepreg | Bonding layer |
| Layer 4 | Copper foil | Power plane |
| Dielectric | Core | Rigid substrate |
| Layer 5 | Copper foil | Ground plane |
| Dielectric | Prepreg | Bonding layer |
| Layer 6 (Bottom) | Copper foil | Signal / Component side |
The total board thickness is the sum of all copper and dielectric layers, with the standard finished thickness for a 6 layer PCB being 1.6mm for most general-purpose applications — though thinner and thicker options are available depending on your mechanical and electrical requirements.
The Golden Rules of 6 Layer PCB Stackup Design
Understanding what a 6 layer stackup is made of is one thing. Knowing how to arrange those layers correctly is another. Before exploring specific configurations, it is worth establishing the core principles that underpin every good 6 layer stackup design. These rules are not arbitrary — each one exists because violating it produces a predictable and measurable electrical or mechanical failure mode.
Rule 1: Always Design a Symmetrical Stackup
Symmetry in a PCB stackup means that the layer arrangement above the board’s center line mirrors the arrangement below it — in terms of copper weight, dielectric thickness and material type.
This matters for one critical reason: during lamination and during reflow soldering, the board is subjected to significant heat. If the top half of the stackup has different thermal expansion characteristics than the bottom half, the board will bow or twist as it cools. In a 6 layer board with a total thickness of 1.6mm, even a small asymmetry can produce warpage that exceeds IPC-A-600 limits, causing component placement failures on SMT lines and reliability issues in the field.
The practical implication is straightforward: if Layer 2 is a ground plane with 1 oz copper on a 0.1mm prepreg, then Layer 5 should also be a ground or power plane with the same copper weight on the same dielectric thickness. Your PCB manufacturer will check this during DFM review — but catching it at the design stage saves time and cost.
Rule 2: Every Signal Layer Must Be Adjacent to a Reference Plane
This is arguably the single most important rule in high-speed PCB stackup design, and the one most commonly violated in designs that transition from 4 to 6 layers without proper stackup planning.
Every signal layer — whether it carries a 100 MHz clock or a 10 Gbps SerDes lane — needs a continuous reference plane (ground or power) immediately adjacent to it. This reference plane serves two functions:
- It provides a controlled return current path directly beneath each signal trace, minimizing loop inductance and keeping the return current tightly coupled to the signal current. When this coupling breaks down — because a plane is split, missing or too far away — return currents take longer, noisier paths, generating EMI and signal integrity problems.
- It defines the characteristic impedance of your traces. The distance between a signal trace and its reference plane, combined with the trace width and the dielectric constant of the material between them, determines the trace impedance. Without a well-defined reference plane, controlled impedance routing is impossible.
In a 6 layer stackup, you have enough layers to give every signal layer a tightly coupled reference plane. Use that advantage deliberately.
Rule 3: Never Place Two Signal Layers Directly Adjacent to Each Other
When two signal layers are stacked immediately next to each other with only a thin dielectric between them and no intervening reference plane, the traces on those layers can capacitively and inductively couple to one another. The result is crosstalk — noise injected from one signal net into an adjacent net on the neighboring layer.
In low-speed designs, this crosstalk may be tolerable. In any design running above a few hundred megahertz, or in mixed-signal boards where analog and digital signals share adjacent layers, the crosstalk can corrupt data, degrade analog accuracy and cause functional failures that are extremely difficult to debug after the board is assembled.
The fix is simple at the stackup level: always separate signal layers with at least one reference plane. If your 6 layer stackup forces two signal layers to be adjacent due to other constraints, route them in perpendicular directions and keep coupling-sensitive traces well separated.
Rule 4: Tightly Couple Your Power and Ground Planes
A power plane and a ground plane placed immediately adjacent to each other — separated only by a thin prepreg layer — form a distributed planar capacitor across the entire board area. This capacitor provides high-frequency bypass energy exactly where it is needed, supplementing discrete bypass capacitors and reducing power distribution network (PDN) impedance at frequencies where physical capacitor placement becomes ineffective.
The thinner the dielectric between the power and ground plane pair, the higher the capacitance per unit area and the more effective the PDN decoupling. In a 6 layer stackup, plan for at least one power-ground plane pair to be separated by a prepreg layer no thicker than 0.1mm where possible, particularly if your design includes fast-switching ICs, FPGAs or DDR memory interfaces.
Rule 5: Route High-Speed and Sensitive Signals on Inner Layers
Outer layers — the top and bottom surfaces of the board — are exposed to the external environment and are only bounded by a reference plane on one side. Inner signal layers, by contrast, are sandwiched between reference planes on both sides, giving them natural electromagnetic shielding and a more controlled impedance environment.
For this reason, your highest-speed signal interfaces — DDR data buses, PCIe lanes, USB 3.x, HDMI, Ethernet PHY traces — should be routed on inner layers wherever possible. Reserve the outer layers for lower-speed signals, power connections and component fanout routing that cannot be avoided on the surface.
This approach also has a practical EMC benefit: inner layer traces radiate far less than outer layer traces at high frequencies, which directly reduces your board-level EMI emissions and improves your chances of passing FCC or CE certification testing on the first attempt.
Rule 6: Plan Your Stackup Before You Place a Single Component
This rule is procedural rather than electrical, but it is violated constantly in real-world design flows. The stackup defines the impedance of every controlled trace on the board. If you finalize your component placement and routing direction before confirming your stackup with your PCB manufacturer, you risk discovering late in the design cycle that your trace widths need to change, your layer assignments need to be reshuffled, or your dielectric thicknesses are not achievable within your target board thickness.
The correct sequence is:
- Define your electrical requirements — target impedances, layer count, copper weights
- Confirm your stackup with your manufacturer and get a confirmed dielectric thickness table
- Calculate your controlled impedance trace widths based on the confirmed stackup
- Begin component placement and routing with those widths locked in
Vonkka PCB’s engineering team provides free stackup confirmation and impedance calculation support for all new projects — submit your layer count, target impedances and board thickness requirements before you start routing, and we will confirm a manufacturable stackup with exact dielectric thicknesses and trace width targets.
Standard 6 Layer PCB Stackup Configurations
With the foundational rules established, we can now look at how those rules translate into actual stackup configurations. There is no single “correct” 6 layer stackup — the right choice depends on your signal speeds, EMI requirements, routing density, power distribution complexity and cost constraints. The three configurations below cover the vast majority of real-world 6 layer PCB design scenarios.
Configuration 1 – General Purpose / High-Speed Digital
Stackup arrangement:
| Layer | Function |
|---|---|
| Layer 1 (Top) | Signal (component side, fanout routing) |
| Layer 2 | Ground plane (GND) |
| Layer 3 | Inner signal (high-speed routing) |
| Layer 4 | Power plane (PWR) |
| Layer 5 | Ground plane (GND) |
| Layer 6 (Bottom) | Signal (secondary component side) |
How it works:
This is the most widely used 6 layer PCB stackup configuration and the one Vonkka PCB recommends as the starting point for the majority of high-speed digital designs. Its core strength is that every signal layer has an immediately adjacent reference plane:
- Layer 1 is referenced to Layer 2 (GND)
- Layer 3 is referenced to both Layer 2 (GND) and Layer 4 (PWR)
- Layer 6 is referenced to Layer 5 (GND)
The two ground planes on Layers 2 and 5 provide stable, low-inductance return paths for signals on all four routing layers. The PWR plane on Layer 4, tightly coupled to GND on Layer 5, creates an effective distributed bypass capacitor across the entire board area.
Best suited for:
- High-speed digital interfaces: USB 2.0/3.x, HDMI, DDR3/DDR4, Gigabit Ethernet
- FPGA carrier boards and embedded computing modules
- IoT gateway and edge computing hardware
- General-purpose mixed-signal designs where moderate EMI control is required
Design considerations:
- Route your most speed-critical traces on Layer 3, which benefits from reference planes on both sides
- Keep Layer 1 routing short and close to component pads — use it for fanout and short connections rather than long high-speed runs
- Avoid splitting the ground planes on Layers 2 and 5 unless absolutely necessary for analog isolation — splits create return current detours that generate EMI
Limitations:
- With only two inner signal layers (3 and 6 bottom), routing density may be limiting for very high component density designs
- The PWR plane on Layer 4 typically carries a single dominant supply voltage — designs with many independent supply rails will need to use copper pours on signal layers instead, which reduces the effectiveness of the distributed bypass capacitance
Configuration 2 – EMI-Optimized
Stackup arrangement:
| Layer | Function |
|---|---|
| Layer 1 (Top) | Signal (component side) |
| Layer 2 | Ground plane (GND) |
| Layer 3 | Inner signal (high-speed, EMI-critical) |
| Layer 4 | Inner signal (secondary routing) |
| Layer 5 | Power plane (PWR) |
| Layer 6 (Bottom) | Ground plane (GND) |
How it works:
This configuration prioritizes EMI suppression and shielding by placing ground planes on both the outermost inner layers (Layer 2 and Layer 6), effectively sandwiching all signal routing between two ground references. The two inner signal layers (3 and 4) are adjacent to each other, which is technically a violation of Rule 3 — but this trade-off is acceptable when the routing directions on those two layers are kept perpendicular and trace coupling is managed through spacing rules.
The ground planes on Layers 2 and 6 act as electromagnetic shields, reducing the radiation from inner layer traces significantly compared to Configuration 1. This makes this stackup particularly effective for products that must meet stringent FCC Class B or CE EN 55032 radiated emission limits.
Best suited for:
- Consumer electronics requiring FCC or CE EMC certification
- Wireless and RF-adjacent designs where board-level EMI must be minimized
- Products with dense high-speed routing that are struggling with radiated emissions in pre-compliance testing
- Designs where the bottom layer carries significant high-speed routing that needs shielding
Design considerations:
- Route Layer 3 and Layer 4 in perpendicular directions (e.g., Layer 3 horizontal, Layer 4 vertical) to minimize broadside coupling between the two adjacent signal layers
- Apply a minimum trace-to-trace spacing of at least 3× the trace width on Layers 3 and 4 for any parallel runs longer than 500 mil
- The PWR plane on Layer 5 is only referenced to GND on Layer 6 — ensure adequate decoupling capacitor placement on the top surface to compensate for the less tightly coupled power distribution
Limitations:
- Two adjacent signal layers (3 and 4) without an intervening reference plane increases crosstalk risk — requires tighter routing discipline
- The power distribution is less optimal than Configuration 1 because the PWR-GND pair is at the bottom of the stackup rather than centered
Configuration 3 – Mixed Signal / Power Electronics
Stackup arrangement:
| Layer | Function |
|---|---|
| Layer 1 (Top) | Signal (analog + digital, carefully separated) |
| Layer 2 | Ground plane (GND — split if required for analog isolation) |
| Layer 3 | Power plane (PWR — multiple split zones) |
| Layer 4 | Ground plane (GND) |
| Layer 5 | Inner signal (digital routing) |
| Layer 6 (Bottom) | Signal (digital component side) |
How it works:
This configuration is designed for boards that must handle both sensitive analog circuitry and noisy digital logic on the same PCB — a common requirement in industrial sensors, motor controllers, medical instruments and power management systems. The key feature is the placement of two ground planes (Layers 2 and 4) flanking the power plane (Layer 3), creating a power-ground-ground sandwich that provides excellent PDN performance and strong isolation between the analog and digital domains.
The power plane on Layer 3 can be split into multiple copper zones serving different supply rails (3.3V, 5V, 12V, analog supply) while maintaining a clean, continuous ground reference above and below. This arrangement allows the power distribution network to serve complex multi-rail designs without sacrificing the integrity of the ground reference.
Best suited for:
- Industrial control boards with mixed analog and digital circuitry
- Motor drive and power converter control boards
- Medical device PCBs combining precision analog front ends with digital processing
- Designs with multiple independent power rails requiring careful separation
Design considerations:
- If splitting the ground plane on Layer 2 for analog/digital isolation, keep the split line away from any high-speed digital signal crossings — a trace crossing a plane split has no return path reference and will generate significant EMI
- Confine analog component placement and routing to one region of Layers 1 and 2, and digital components to another — physical separation is as important as the plane arrangement
- Use stitching vias generously around the boundary between analog and digital zones to tie the separate ground regions together at a single point
Limitations:
- More complex to design correctly than Configurations 1 or 2 — requires careful partitioning of analog and digital domains at the floorplan stage
- Split planes on Layer 2 and Layer 3 must be handled with care to avoid return current discontinuities
How to Choose the Right Configuration for Your Design
Use the decision matrix below as a starting point. Real designs often have requirements that span multiple columns — in those cases, prioritize the column that represents your highest-risk design challenge:
| Design Requirement | Recommended Configuration |
|---|---|
| General high-speed digital (USB, DDR, HDMI, PCIe) | Configuration 1 |
| Must pass FCC Class B / CE radiated emission limits | Configuration 2 |
| Mixed analog + digital, or multi-rail power | Configuration 3 |
| RF or microwave signals present | Configuration 2 + Rogers material (see Section 7) |
| High component density, maximum routing layers needed | Configuration 1 or 2 with via-in-pad |
| Automotive or industrial high-reliability requirement | Configuration 1 or 3 with High-Tg FR4 |
| BGA-heavy design with tight fanout requirements | Configuration 1 with blind/buried vias |
If you are still uncertain which configuration is the best fit for your specific design after reviewing this matrix, Vonkka PCB’s engineering team is available to review your requirements and recommend a confirmed stackup before you begin layout — at no charge.
Layer Assignment Best Practices
Choosing the right stackup configuration is the first half of the equation. The second half is deciding exactly what goes on each layer — which signal types belong on which routing layers, how your reference planes should be managed, and how to handle the specific routing challenges that appear in almost every real 6 layer PCB design.
This section covers the practical layer assignment decisions that separate a well-executed 6 layer layout from one that creates problems in EMC testing or signal integrity simulation.
Top and Bottom Layers: Keep Them Short and Local
The top and bottom outer layers of a 6 layer PCB are where your components live. They are also the layers most exposed to external electromagnetic fields and the layers with the least symmetrical reference plane arrangement — each outer layer has a reference plane on only one side.
For these reasons, outer layer routing should follow a disciplined approach:
- Use outer layers primarily for component fanout — short traces connecting component pads to vias that then drop to inner layers for long-distance routing
- Avoid long, high-speed runs on outer layers — a long DDR data trace or PCIe lane running on the top surface with no reference plane above it is a highly effective antenna at gigahertz frequencies
- Keep clock signals and differential pairs off outer layers wherever possible — if an outer layer clock run is unavoidable, keep it short, reference it tightly to the adjacent plane and add a ground guard trace on each side
- Use the bottom layer for secondary component placement such as bypass capacitors, passive filters and connector terminations rather than complex high-speed routing
One practical exception: low-speed signals — GPIOs, I2C, SPI, UART, LED drive lines — are perfectly acceptable on outer layers and do not require the same discipline as high-speed interfaces.
Inner Signal Layers: Where the Real Work Happens
Inner signal layers are the workhorses of a 6 layer PCB layout. Sandwiched between reference planes, they offer the best controlled impedance environment, the lowest EMI radiation profile and the most predictable return current behavior of any layer in the stackup.
Assign your inner signal layers based on signal priority:
High priority inner layer (e.g., Layer 3 in Configuration 1):
- Differential pairs for high-speed serial interfaces: PCIe, USB 3.x, SATA, HDMI, LVDS
- DDR address and data bus traces
- High-frequency clock distribution networks
- Any trace requiring tight impedance control (50Ω single-ended, 100Ω differential)
Secondary inner layer (e.g., Layer 3 or 4 depending on configuration):
- Medium-speed digital buses: SPI, QSPI, parallel data buses
- Analog signal routing in mixed-signal designs (isolated from digital traces)
- Power rail routing where internal copper pours are used instead of a dedicated plane
Routing direction discipline:
Assign a preferred routing direction to each inner signal layer and stick to it throughout the layout:
- If Layer 3 routes primarily in the X direction (horizontal), Layer 5 should route primarily in the Y direction (vertical)
- This orthogonal assignment minimizes the length of parallel runs between adjacent layers, directly reducing broadside crosstalk
- Most PCB design tools support layer-specific routing direction constraints — set these up before you begin routing
Ground Plane Layers: Keep Them Solid
Ground planes are the foundation of signal integrity and EMI performance in a 6 layer PCB. The single most damaging thing you can do to a ground plane is split it — and it happens more often than it should, usually because a power trace or connector footprint creates a slot or gap that cuts across the plane and interrupts return current flow.
Follow these ground plane management rules without exception:
- Never route signal traces on a ground plane layer. This should be obvious, but in some design flows, the ground layer gets repurposed as a routing layer when routing density becomes tight. Resist this — the consequences for EMI and signal integrity are severe.
- Avoid slots and cutouts in ground planes. Any slot longer than approximately one-tenth of the wavelength of your fastest signal becomes a slot antenna and can dramatically increase radiated emissions. Keep connector cutouts minimal and away from high-speed signal areas.
- Fill any unavoidable gaps with copper stitching vias. If a mechanical cutout or mounting hole must interrupt a ground plane, place ground vias around the perimeter of the cutout to stitch the surrounding copper back together.
- Pour copper to fill any unused areas on signal layers and connect them to GND. This improves the reference plane coverage for nearby traces and reduces the board’s overall antenna area.
- Use thermal relief on ground plane via connections for through-hole components that will be wave soldered — but avoid thermal relief on SMT component ground pads where direct connection to the plane improves thermal dissipation and solderability.
Power Plane Layers: Plan Your Rail Splits Carefully
A dedicated power plane in a 6 layer PCB is typically a copper layer divided into zones, each carrying a different supply voltage — 3.3V, 1.8V, 5V, 12V or whatever your design requires. Managing these splits correctly is critical to maintaining power integrity and avoiding EMI problems.
Key power plane management guidelines:
- Keep split boundaries away from high-speed signal areas. A trace crossing a power plane split has no continuous return path reference — the return current must detour around the split, creating a large current loop and a significant EMI source. Map your power plane splits first, then route high-speed signals to avoid crossing them.
- Match the split zone area to the current demand. A large voltage regulator output powering an FPGA core needs a wide copper zone with adequate current-carrying capacity. A small 1.8V rail powering a few ICs can be a narrower zone or even replaced by a wide trace on a signal layer.
- Document each power zone clearly in your fabrication notes. Label each split zone with its voltage in the copper layer itself (as a copper text pour) and in your fabrication drawing. This eliminates ambiguity during manufacturing and assembly.
- For designs with more than four independent supply rails, consider replacing the dedicated power plane with copper pours on inner signal layers instead. This gives you more flexibility in routing the rails to where they are needed while preserving a clean, unsplit ground plane as your primary reference.
Differential Pair Routing: Layer Assignment and Length Matching
Differential pairs deserve special attention in layer assignment because they are among the most sensitive signal types on any high-speed PCB, and small errors in layer assignment or transition handling can degrade signal quality significantly.
Layer assignment rules for differential pairs:
- Route differential pairs on inner signal layers wherever possible, as established in Section 5.2
- Never split a differential pair across two different layers — both traces of the pair must remain on the same layer for the full length of the route
- If a layer transition via is unavoidable, transition both traces of the pair simultaneously using two vias placed symmetrically, and add a ground via immediately adjacent to each signal via to provide a local return path reference through the transition
Intra-pair length matching:
The two traces within a differential pair must be length-matched to within a tight tolerance to prevent skew — the time difference between when the positive and negative signals arrive at the receiver. Typical skew budgets for common interfaces are:
| Interface | Maximum Intra-Pair Skew |
|---|---|
| USB 3.x | 5 mil |
| PCIe Gen 3/4 | 5 mil |
| DDR4 (within byte lane) | 5 mil |
| HDMI | 10 mil |
| LVDS | 10–15 mil |
Inter-pair length matching:
For interfaces with multiple differential pairs — DDR data buses, PCIe x4/x8 links, HDMI — the pairs within the same group must also be length-matched to each other within the tolerance specified by the interface standard. Set up length matching constraints in your PCB design tool before routing begins, not as a cleanup step afterward.
Controlled Impedance Planning for 6 Layer Stackups
Of all the electrical requirements that a 6 layer PCB stackup must satisfy, controlled impedance is the one most directly tied to your stackup geometry. Unlike EMI performance or power integrity — which can be improved through layout techniques and component choices after the stackup is defined — impedance is determined almost entirely by the stackup itself: the dielectric thickness between layers, the copper weight, the trace width and the electrical properties of the laminate material.
This means that controlled impedance planning is not something you do after you finalize your stackup. It is an integral part of defining the stackup in the first place.
Why Controlled Impedance Matters in 6 Layer PCB Designs
When a signal travels along a PCB trace, it behaves like a transmission line. If the impedance of that transmission line does not match the impedance of the driver, the receiver and any connectors or cables in the signal path, a portion of the signal energy will be reflected back toward the source at every impedance discontinuity. These reflections appear as ringing, overshoot and undershoot on the signal waveform — degrading signal quality, increasing bit error rates and potentially causing functional failures in high-speed digital systems.
The standard target impedance for most single-ended high-speed signals is 50Ω. For differential pairs — USB, PCIe, HDMI, LVDS, Ethernet — the standard target is 100Ω differential (which corresponds to each trace in the pair being routed at approximately 50Ω to its reference plane).
In a 6 layer PCB, the tight coupling between signal layers and their adjacent reference planes makes controlled impedance significantly more achievable and more consistent than in a 4 layer board — provided the stackup is planned correctly from the outset.
The Four Variables That Determine Trace Impedance
The characteristic impedance of a PCB trace is governed by four primary variables. Understanding how each one affects impedance gives you the tools to make informed stackup decisions:
Variable 1: Dielectric Thickness (H)
The distance between the signal trace and its reference plane is the most powerful lever you have for controlling impedance. A thinner dielectric brings the trace closer to its reference plane, lowering impedance. A thicker dielectric increases the distance and raises impedance. In a 6 layer stackup, the prepreg thickness between Layer 1 and Layer 2 (or between Layer 5 and Layer 6) is typically between 0.08mm and 0.13mm for standard constructions — your manufacturer will confirm the exact value based on the prepreg materials available.
Variable 2: Trace Width (W)
Wider traces have lower impedance; narrower traces have higher impedance. Trace width is the variable most commonly adjusted during the design phase to hit a target impedance, because it can be modified in the layout without changing the stackup. However, trace width changes affect routing density — wider traces take up more space and may not fit in congested areas near BGA fanouts or connector pads.
Variable 3: Copper Thickness (T)
The finished copper thickness — which depends on the specified copper weight (0.5 oz, 1 oz, 2 oz) plus any plating added during the fabrication process — has a secondary but measurable effect on impedance. Thicker copper slightly lowers impedance for a given trace width. This effect is most significant on outer layers, where electroplating adds copper on top of the base foil during the board fabrication process.
Variable 4: Dielectric Constant (Dk)
The dielectric constant of the laminate material determines how much the electric field between the trace and the reference plane is concentrated. A higher Dk material concentrates the field more, lowering impedance for a given geometry. Standard FR4 has a Dk of approximately 4.2–4.5 at 1 GHz, while high-speed laminates like Rogers RO4003C have a tightly controlled Dk of 3.55 ± 0.05 — a critical advantage for RF and microwave designs where impedance consistency across the board must be guaranteed.
Typical Controlled Impedance Trace Widths for 6 Layer PCBs
The table below provides representative trace widths for common impedance targets on a standard 6 layer PCB with 1.6mm total thickness, 1 oz outer copper, 0.5 oz inner copper and standard FR4 (Dk 4.2). These values are for reference only — your actual trace widths must be calculated based on your confirmed stackup geometry from your manufacturer.
| Target Impedance | Trace Type | Layer Position | Approximate Trace Width |
|---|---|---|---|
| 50Ω single-ended | Microstrip | Outer layer (L1/L6) | 0.10mm – 0.12mm (4–5 mil) |
| 50Ω single-ended | Stripline | Inner layer (L3) | 0.10mm – 0.14mm (4–5.5 mil) |
| 100Ω differential | Microstrip | Outer layer (L1/L6) | 0.10mm / 0.15mm gap (4/6 mil) |
| 100Ω differential | Stripline | Inner layer (L3) | 0.10mm / 0.18mm gap (4/7 mil) |
| 75Ω single-ended | Microstrip | Outer layer (L1/L6) | 0.14mm – 0.16mm (5.5–6 mil) |
| 90Ω differential (USB 2.0) | Microstrip | Outer layer (L1/L6) | 0.10mm / 0.10mm gap (4/4 mil) |
Note: All values above are approximate and for reference only. Always request a confirmed impedance calculation from your PCB manufacturer based on your specific stackup before finalizing trace widths in your layout.
How to Specify Controlled Impedance in Your Fabrication Files
Specifying controlled impedance correctly in your fabrication documentation is just as important as designing it correctly in your layout. Ambiguous or incomplete impedance specifications are one of the most common causes of fabrication delays and post-delivery disputes.
Follow these steps to communicate your impedance requirements clearly:
Step 1 — Create an impedance specification table
Include a table in your fabrication drawing or README file that lists every controlled impedance requirement: the target impedance value, the tolerance (±10% standard, ±5% tight), the layer number, the trace type (microstrip or stripline), the specified trace width and the reference plane layer.
Step 2 — Mark controlled impedance traces in your Gerber files
Use a dedicated silkscreen or fabrication layer note to identify which nets or trace groups require impedance control. Some designers use a separate “impedance note” layer in the Gerber package. Your manufacturer needs to know exactly which traces to measure and verify.
Step 3 — Request test coupons
Ask your manufacturer to include impedance test coupons on the production panel. These are short, standardized trace segments fabricated alongside your board under identical conditions. After fabrication, the manufacturer measures the coupons with a TDR (Time Domain Reflectometry) instrument and provides a test report confirming that the impedance is within the specified tolerance.
Step 4 — Specify your tolerance
Standard impedance tolerance is ±10%, which is achievable with standard process controls and is suitable for most digital high-speed designs. For RF, microwave or other frequency-sensitive applications, request ±5% tolerance — this requires tighter process controls and material selection but gives you significantly more confidence in impedance consistency across the board.
Vonkka PCB's Controlled Impedance Capabilities for 6 Layer PCBs
At Vonkka PCB, controlled impedance fabrication is a standard offering for all 6 layer PCB orders, not an optional add-on. Our capabilities include:
- Standard tolerance: ±10% — suitable for general high-speed digital designs
- Tight tolerance: ±5% — available upon request for RF, microwave and precision signal integrity applications
- TDR verification — all controlled impedance orders include impedance test coupon fabrication and a TDR measurement report shipped with every order
- Free impedance calculation support — submit your stackup requirements and target impedance values before layout, and our engineering team will calculate the correct trace widths for your specific stackup geometry at no charge
- Material options — standard FR4, High-Speed FR4, Rogers RO4003C, RO4350B and other specialty laminates are available depending on your frequency and Dk requirements
If you are ready to confirm your 6 layer PCB stackup and controlled impedance specifications, contact Vonkka PCB’s engineering team or request a free quote here — we typically respond within 2–4 business hours.
Material Selection for Your 6 Layer Stackup
The laminate material you specify for your 6 layer PCB stackup affects virtually every aspect of board performance: signal integrity at high frequencies, thermal stability during assembly and operation, mechanical rigidity, moisture resistance and ultimately manufacturing cost. Yet material selection is one of the most frequently overlooked decisions in the PCB design process — many engineers default to standard FR4 without evaluating whether it is actually the right choice for their application.
This section walks through the most commonly used materials for 6 layer PCB fabrication, their electrical and thermal characteristics, and the practical criteria for choosing between them.
Standard FR4: The Default Choice and Its Limits
FR4 is the most widely used PCB laminate material in the world, and for the majority of 6 layer PCB designs it remains the correct choice. It offers a well-understood combination of mechanical strength, dimensional stability, electrical insulation and cost-effectiveness that is hard to beat for general-purpose digital and mixed-signal applications.
Key electrical characteristics of standard FR4:
- Dielectric constant (Dk): approximately 4.2–4.5 at 1 GHz
- Dissipation factor (Df): approximately 0.020–0.025 at 1 GHz
- Glass transition temperature (Tg): 135°C (standard), 150°C (mid-Tg), 170°C (high-Tg)
The Dk and Df values of standard FR4 are adequate for signal frequencies up to approximately 1–2 GHz. Below this threshold, signal losses in the dielectric are manageable and the variation in Dk across production batches has minimal impact on controlled impedance consistency.
Where standard FR4 starts to fall short:
Above 2–3 GHz, two problems emerge with standard FR4 that become increasingly significant as frequency rises:
- Dielectric loss increases — the Df of 0.020–0.025 causes measurable signal attenuation over trace lengths that would be negligible at lower frequencies. A 10cm trace at 10 GHz can lose a significant fraction of its signal energy to dielectric absorption.
- Dk variation becomes problematic — standard FR4 is not a tightly controlled material. Dk can vary by ±0.2 or more across a production lot and across different areas of the same panel, which translates directly into impedance variation that cannot be fully corrected by trace width adjustments alone.
FR4 Tg grades for 6 layer PCBs:
| Grade | Tg | Recommended For |
|---|
| Grade | Tg | Recommended For |
|---|---|---|
| Standard FR4 | 135°C | General purpose, lead-free compatible with care |
| Mid-Tg FR4 | 150°C | Lead-free assembly, moderate operating temperatures |
| High-Tg FR4 | 170°C | Automotive, industrial, high-reliability, high-temp environments |
For any 6 layer PCB that will undergo lead-free soldering — which is mandatory for RoHS-compliant products sold in the EU and most other markets — Mid-Tg (150°C) or High-Tg (170°C) FR4 is strongly recommended. The higher reflow temperatures of lead-free solder paste (peak reflow around 245–260°C) subject the board to greater thermal stress than tin-lead soldering, and standard Tg 135°C FR4 is more susceptible to delamination and measling under these conditions.
High-Speed / Low-Loss FR4: The Middle Ground
For designs operating in the 1–10 GHz range that do not require the full performance of Rogers or PTFE materials, high-speed FR4 laminates — sometimes called “low-loss FR4” or “enhanced FR4” — offer a practical middle ground between the cost of standard FR4 and the premium of specialty RF materials.
These materials are offered by several major laminate manufacturers under different trade names:
- Shengyi S1000-2M — a widely used mid-loss material popular in Chinese PCB manufacturing, with Dk of approximately 4.0 and Df of approximately 0.010–0.013 at 1 GHz
- Isola FR408HR — a high-performance FR4-type material with Dk of 3.65 and Df of 0.009 at 2 GHz, suitable for designs up to approximately 15 GHz
- Panasonic Megtron 6 — a premium low-loss material with Dk of 3.61 and Df of 0.002 at 10 GHz, used in demanding server, networking and telecommunications applications
When to choose high-speed FR4 over standard FR4:
- Your design includes high-speed serial interfaces operating above 5 Gbps (PCIe Gen 3/4, 10GbE, USB 3.2 Gen 2)
- Your board has long trace runs (>150mm) for high-speed signals where insertion loss is a concern
- You need tighter Dk control for consistent impedance across the board
- Your design will undergo rigorous signal integrity simulation and the Dk/Df values need to match your simulation models accurately
Cost implication:
High-speed FR4 materials typically carry a 20–50% material cost premium over standard FR4, but this is still significantly less expensive than Rogers or PTFE laminates. For most designs in the 5–15 GHz range, high-speed FR4 is the most cost-effective solution that does not compromise electrical performance.
Rogers Laminates: When You Need Guaranteed RF Performance
Rogers laminates are the industry standard for RF, microwave and millimeter-wave PCB designs where standard FR4 — even the high-speed variants — cannot provide the electrical stability required. The Rogers 4000 series is by far the most commonly specified Rogers material for 6 layer PCB designs in the commercial electronics industry.
Key Rogers 4000 series materials for 6 layer PCBs:
| Material | Dk (nominal) | Df at 10 GHz | Primary Application |
|---|---|---|---|
| Rogers RO4003C | 3.55 ± 0.05 | 0.0027 | General RF, antenna boards, microwave |
| Rogers RO4350B | 3.48 ± 0.05 | 0.0037 | RF/microwave, UL 94 V-0 certified |
| Rogers RO3003 | 3.00 ± 0.04 | 0.0010 | High-frequency microwave, mmWave |
| Rogers RO3010 | 10.2 ± 0.30 | 0.0022 | High-Dk antenna miniaturization |
The critical advantage of Rogers over FR4 for RF designs:
The defining characteristic of Rogers laminates is not just their lower Df — it is the tight tolerance on Dk. Rogers RO4003C, for example, guarantees a Dk of 3.55 ± 0.05 across production lots. This tight tolerance means that a controlled impedance trace designed to 50Ω will be consistently close to 50Ω across every board in your production run — a guarantee that standard FR4 simply cannot provide at RF frequencies.
Rogers in 6 layer PCB stackups:
Using Rogers material in a 6 layer PCB does not necessarily mean the entire board must be Rogers — and given the cost of Rogers laminates, it usually should not be. For many mixed RF and digital designs, a hybrid stackup using Rogers for the RF signal layers and high-speed or standard FR4 for the digital layers is the most practical and cost-effective approach.
A typical hybrid 6 layer stackup for an RF + digital design might look like this:
| Layer | Material | Function |
|---|
| Layer | Material | Function |
|---|---|---|
| Layer 1 (Top) | Rogers RO4350B | RF signal routing, antenna feed |
| Prepreg | Rogers 4450F | RF-compatible bonding ply |
| Layer 2 | Copper | Ground plane (shared reference) |
| Core | FR4 High-Tg | Digital substrate |
| Layer 3 | Copper | Digital inner signal |
| Prepreg | FR4 | Standard bonding ply |
| Layer 4 | Copper | Power plane |
| Core | FR4 High-Tg | Digital substrate |
| Layer 5 | Copper | Ground plane |
| Prepreg | FR4 | Standard bonding ply |
| Layer 6 (Bottom) | Copper | Digital signal / component side |
This hybrid approach keeps Rogers material only where it is electrically necessary — the RF layers — while using standard FR4 for the bulk of the board structure, significantly reducing material cost without sacrificing RF performance.
For more information on RF and high-frequency PCB design considerations beyond the stackup level, see our High Frequency PCB Manufacturing guide.
Halogen-Free Laminates: Environmental Compliance for EU and North American Markets
If your products are sold in the European Union or in North American markets with environmental compliance requirements, halogen-free laminate materials deserve attention in your material selection process.
Standard FR4 laminates use brominated flame retardants — a class of halogen compounds — to achieve their UL 94 V-0 flammability rating. While these materials comply with current RoHS regulations (bromine and chlorine are not restricted by RoHS), they are subject to scrutiny under REACH regulations and are increasingly disfavored by environmentally conscious OEMs and end customers in Europe and North America.
Halogen-free FR4 laminates achieve their flame retardancy through phosphorus and nitrogen-based chemistry instead of bromine. From an electrical standpoint, they are comparable to standard FR4 — Dk and Df values are similar, and they are processed on the same fabrication lines without special handling requirements.
When to specify halogen-free material:
- Your product must carry an ECO or environmental certification beyond basic RoHS compliance
- Your customer or end market explicitly requires halogen-free PCB materials
- Your product is in a category subject to EU REACH substance restrictions review
- Your company has a corporate environmental policy requiring halogen-free materials in new product designs
The cost premium for halogen-free FR4 over standard FR4 is typically modest — in the range of 10–20% on material cost — making it a straightforward specification upgrade for any design destined for EU or environmentally regulated North American markets.
Material Selection Summary
Use the table below as a quick reference for material selection based on your design’s primary requirements:
| Design Requirement | Recommended Material |
|---|---|
| General purpose digital, <2 GHz | Standard FR4 (Tg 150°C or 170°C) |
| High-speed digital, 2–10 GHz | High-Speed FR4 (Shengyi S1000-2M, Isola FR408HR) |
| High-speed digital, >10 GHz | Megtron 6 or equivalent ultra-low-loss material |
| RF / microwave, general purpose | Rogers RO4003C or RO4350B |
| RF / microwave, high frequency (>20 GHz) | Rogers RO3003 or PTFE-based laminate |
| High reliability, automotive, industrial | High-Tg FR4 (170°C) or better |
| EU / North American environmental compliance | Halogen-free FR4 |
| Mixed RF + digital on same board | Hybrid Rogers + FR4 stackup |
If you are uncertain which material is the best fit for your 6 layer PCB design, Vonkka PCB’s engineering team can review your frequency range, operating environment and compliance requirements and recommend the most appropriate laminate — including confirming availability and lead time for specialty materials before you commit to a design direction.
DFM Considerations for 6 Layer PCB Stackup
Designing a 6 layer PCB stackup that is electrically sound is only half the job. The other half is ensuring that your stackup is manufacturable — that the combination of materials, copper weights, dielectric thicknesses, via structures and board dimensions you have specified can actually be fabricated consistently, at yield, by your chosen manufacturer.
Design for Manufacturability (DFM) at the stackup level is not about compromising your electrical requirements. It is about understanding the manufacturing constraints that exist within your stackup choices and designing around them proactively — before your files reach the fabrication floor, where discovering a DFM problem means delays, additional costs and potentially a complete stackup revision.
The following DFM considerations apply specifically to 6 layer PCB stackup design and are among the most common issues Vonkka PCB’s engineering team encounters during pre-production file review.
Stackup Symmetry and Copper Balance
As established in Section 3, a symmetrical stackup is a fundamental requirement for preventing board warpage. But symmetry alone is not sufficient — copper balance across the stackup is equally important and is a more subtle DFM issue that many designers overlook.
What is copper balance?
Copper balance refers to the uniformity of copper coverage across each layer and the consistency of copper weight between corresponding layers above and below the board’s center line. If one layer has very dense copper coverage (for example, a nearly solid ground plane) while its mirror layer on the other side of the center has sparse copper coverage (for example, a lightly routed signal layer), the differential thermal expansion and contraction during lamination and soldering will cause the board to bow toward the side with less copper.
Practical guidelines for copper balance in 6 layer PCBs:
- Aim for copper coverage of 40–70% on all layers where possible. Layers outside this range — particularly those with less than 30% coverage — are candidates for copper pour fills to improve balance.
- Add hatched or solid copper fills to lightly populated signal layers, connected to GND or left as isolated copper islands if necessary, to bring copper coverage into a balanced range.
- When specifying a dedicated power plane with split zones, ensure that the total copper coverage of the power plane is comparable to the copper coverage of its mirror ground plane. A solid ground plane paired with a heavily split, low-coverage power plane creates an imbalance that can cause warpage in large boards.
- For boards larger than 200mm in any dimension, request a copper balance analysis from your manufacturer during DFM review — warpage risk increases significantly with board size, and what is acceptable in a 100mm × 80mm board may not be acceptable in a 300mm × 200mm panel.
Minimum Dielectric Thickness Constraints
The dielectric thickness between layers in a 6 layer PCB stackup is not infinitely adjustable. Each prepreg and core material comes in standard thicknesses determined by the glass fabric weave and resin content, and your manufacturer’s available material inventory further constrains the options.
Why this matters for your stackup design:
If you specify a very thin dielectric between two layers — for example, to achieve a very low impedance or to minimize the overall board thickness — you may find that your manufacturer cannot achieve that thickness with their standard prepreg options, or that the minimum thickness available creates a dielectric breakdown risk if there is a significant voltage difference between the two adjacent copper layers.
Key minimum thickness guidelines:
| Dielectric Position | Typical Minimum Thickness | Notes |
|---|---|---|
| Outer layer prepreg (L1–L2, L5–L6) | 0.08mm (3 mil) | Thinner increases impedance sensitivity to process variation |
| Inner layer prepreg | 0.10mm (4 mil) | Standard minimum for most manufacturers |
| Core material | 0.10mm (4 mil) | Thinner cores increase risk of layer registration issues |
| Between layers with >50V potential difference | 0.10mm minimum | Verify with manufacturer for your specific voltage requirement |
The practical implication:
Before you finalize your stackup in your PCB design tool, request a confirmed dielectric thickness table from your manufacturer based on their available prepreg and core materials. This table will tell you exactly what thicknesses are achievable for your target board thickness and layer count. Building your impedance calculations on confirmed thicknesses — rather than nominal or assumed values — eliminates one of the most common sources of impedance deviation in fabricated boards.
Via Design and Aspect Ratio Constraints
In a 6 layer PCB, through-hole vias must span the full board thickness — typically 1.6mm for a standard construction. The via drill diameter you specify must be achievable within the aspect ratio limits of your manufacturer’s drilling and plating capabilities.
Aspect ratio is defined as the ratio of the board thickness to the via drill diameter:
Aspect Ratio = Board Thickness ÷ Via Drill Diameter
Standard PCB manufacturers can reliably plate through-holes with aspect ratios up to 10:1. At higher aspect ratios, the electroplating chemistry has difficulty reaching and uniformly coating the center of the via barrel, resulting in thin or incomplete copper plating in the middle of the via — a reliability failure mode that may not be visible in incoming inspection but can cause via barrel cracking during thermal cycling in the field.
Practical via size guidelines for a standard 1.6mm 6 layer PCB:
| Via Type | Minimum Drill Diameter | Minimum Pad Diameter | Aspect Ratio |
|---|---|---|---|
| Standard through-hole via | 0.20mm (8 mil) | 0.45mm (18 mil) | 8:1 |
| Microvia (laser drill, HDI) | 0.10mm (4 mil) | 0.25mm (10 mil) | N/A (blind) |
| Back-drilled via stub removal | 0.30mm minimum | 0.55mm minimum | Confirm with manufacturer |
Blind and buried vias in 6 layer PCBs:
If your design requires blind vias (connecting an outer layer to an inner layer without going through the full board) or buried vias (connecting two inner layers without breaking out to the surface), these must be planned at the stackup level — not added as an afterthought during layout. Blind and buried vias require additional lamination cycles during fabrication, which increases cost and lead time. They must also be defined in terms of which specific layer pairs they connect, and this definition must be consistent with the lamination sequence your manufacturer uses for your stackup.
Common blind/buried via combinations for 6 layer PCBs:
- Blind via: L1 to L2 — connects top surface to first inner layer, useful for BGA fanout
- Blind via: L6 to L5 — connects bottom surface to last inner layer
- Buried via: L2 to L5 — connects two inner layers without reaching the surface, requires a separate lamination cycle
Discuss your blind and buried via requirements with Vonkka PCB’s engineering team during the stackup confirmation stage — we will confirm which combinations are achievable within your target board thickness and cost envelope.
Thick Copper Stackup Considerations
Some 6 layer PCB designs — particularly power electronics, motor controllers and high-current industrial boards — require heavy copper weights of 2 oz, 3 oz or more on one or more layers to handle the required current density. Thick copper designs introduce several DFM challenges at the stackup level that must be addressed before fabrication.
Line width and spacing adjustments:
Etching thick copper requires more aggressive chemical action and longer exposure times than standard 1 oz copper. This causes more lateral etching of the copper sidewalls — a phenomenon known as undercut — which means that the finished trace width will be narrower than the drawn width by an amount that increases with copper thickness. To compensate:
- For 2 oz copper: add approximately 0.05mm (2 mil) to your drawn trace width to account for etching compensation
- For 3 oz copper: add approximately 0.08–0.10mm (3–4 mil) to your drawn trace width
- Increase minimum trace-to-trace spacing proportionally — 2 oz copper typically requires a minimum spacing of 0.15mm (6 mil) or greater
Dielectric thickness adjustments:
Thick copper layers are physically thicker than standard copper layers, which means they consume more of the available board thickness budget. If you specify 2 oz copper on multiple layers of a 6 layer PCB targeting 1.6mm total thickness, the additional copper thickness may require thinner prepreg layers to compensate — potentially pushing some dielectric layers below their minimum reliable thickness. Confirm your total copper and dielectric budget with your manufacturer before finalizing a thick copper stackup.
Copper balance in thick copper designs:
The copper balance challenge described in Section 8.1 is amplified in thick copper designs. A 3 oz power plane with high copper coverage paired with a 1 oz signal layer with low coverage creates a significant copper imbalance that will cause warpage in most board sizes. Address this by specifying copper fills on all layers and confirming the copper balance calculation with your manufacturer.
Pre-Submission Stackup DFM Checklist
Before submitting your 6 layer PCB files for fabrication, run through the following checklist to catch the most common DFM issues at the stackup level:
- Stackup is symmetrical about the board center line in terms of copper weight, dielectric thickness and material type
- Copper coverage on all layers is within 30–70% — layers outside this range have copper fills added to improve balance
- All dielectric thicknesses are confirmed with your manufacturer based on their available prepreg and core materials — not assumed from nominal values
- Via drill diameters meet minimum size requirements and aspect ratios do not exceed 10:1 for the specified board thickness
- Blind and buried via layer pairs are defined and confirmed as achievable with your manufacturer’s lamination process
- Thick copper etching compensation has been applied to trace widths and spacings if copper weight exceeds 1 oz
- Total board thickness — including all copper layers at their finished thickness and all dielectric layers — has been calculated and confirmed to be within ±10% of your target thickness
- Controlled impedance trace widths have been calculated based on confirmed dielectric thicknesses and copper weights, not nominal stackup values
- Fabrication notes include complete stackup specification — layer sequence, copper weight per layer, dielectric thickness per layer, material type, surface finish, finished board thickness and any controlled impedance requirements
Layer PCB Stackup Design Checklist
The sections above have covered a significant amount of ground — from fundamental stackup rules and standard configurations to controlled impedance planning, material selection and DFM constraints. Before you send your 6 layer PCB files to your manufacturer, use the consolidated checklist below to verify that your stackup design is complete, electrically sound and ready for fabrication.
This checklist is organized into four categories that mirror the design sequence: stackup structure, electrical performance, material specification and fabrication readiness. Work through each category in order — issues found early in the checklist often affect decisions later in the list.
Stackup Structure
These checks verify that your layer arrangement is mechanically sound and follows the fundamental rules established in Section 3.
- Stackup is symmetrical about the board center line — copper weights, dielectric thicknesses and material types mirror each other above and below the center layer pair
- No two signal layers are directly adjacent without an intervening reference plane between them — if adjacency is unavoidable, routing directions on those layers are perpendicular and spacing rules are tightened
- Every signal layer has at least one immediately adjacent reference plane (ground or power) — no signal layer is floating between two other signal layers without a reference
- Ground planes are assigned to dedicated layers and are not shared with signal routing — no traces are routed on ground plane layers
- Power and ground plane pairs are tightly coupled — at least one PWR-GND pair is separated by the thinnest available prepreg to maximize distributed bypass capacitance
- Layer count and layer assignments are documented in a stackup drawing included with the fabrication package — layer number, function, copper weight and dielectric thickness are specified for every layer
Electrical Performance
These checks verify that your stackup will deliver the signal integrity, power integrity and EMI performance your design requires.
- Controlled impedance targets are defined for all high-speed signal layers — target impedance values, trace types (microstrip or stripline), tolerances and reference plane layers are all specified
- Controlled impedance trace widths are calculated based on confirmed dielectric thicknesses and copper weights from your manufacturer — not based on assumed or nominal stackup values
- Differential pair routing assignments are confirmed — all differential pairs are routed on the same layer for their full length, with no layer transitions except where both traces transition simultaneously with adjacent ground return vias
- Intra-pair length matching constraints are set in your PCB design tool before routing begins — skew budgets are defined per interface standard (USB, PCIe, DDR, HDMI etc.)
- High-speed signal routing is assigned to inner layers — outer layer routing is limited to fanout, short connections and low-speed signals
- Ground plane continuity has been verified — no slots, splits or cutouts interrupt the ground plane beneath high-speed signal routing areas
- Power plane splits are mapped and high-speed signal traces have been verified to not cross any power plane split boundaries
- Return current path continuity is maintained at all layer transitions — ground stitching vias are placed adjacent to signal vias at every layer change for high-speed nets
Material Specification
These checks verify that your material choices are appropriate for your electrical requirements, operating environment and compliance obligations.
- Base laminate material is confirmed as appropriate for your signal frequency range — standard FR4 for <2 GHz, high-speed FR4 for 2–10 GHz, Rogers or specialty laminate for RF/microwave above 10 GHz
- FR4 Tg grade is appropriate for your assembly process and operating environment — Mid-Tg (150°C) or High-Tg (170°C) is specified if lead-free assembly or elevated operating temperatures are required
- Dk and Df values used in impedance calculations match the confirmed material — simulation and calculation models use the manufacturer-confirmed Dk value, not a generic FR4 assumption
- Halogen-free material is specified if your product must meet EU REACH requirements or customer-specific environmental compliance standards
- Hybrid stackup layer boundaries are defined if Rogers and FR4 materials are combined — the Rogers-to-FR4 transition layers and compatible bonding ply materials are confirmed with the manufacturer
- Material availability and lead time are confirmed with your manufacturer before design freeze — specialty materials such as Rogers laminates may require additional lead time that affects your production schedule
Fabrication Readiness
These checks verify that your fabrication files and documentation are complete, unambiguous and ready for a smooth DFM review and production start.
- Gerber files are complete — all copper layers, board outline, drill files, solder mask layers, silkscreen layers and any blind/buried via drill files are included and correctly named
- Stackup specification is included in fabrication notes — layer sequence, copper weight per layer, dielectric material and thickness per layer, finished board thickness, surface finish and any controlled impedance requirements are all documented
- Via specifications are complete — through-hole via drill sizes, blind and buried via layer pairs and any via-in-pad requirements are specified in the fabrication notes
- Via aspect ratios do not exceed 10:1 for the specified finished board thickness — minimum drill diameter is confirmed as achievable with your manufacturer’s drilling capability
- Copper balance is within acceptable range — copper coverage on all layers is within approximately 30–70%, with copper fills added to layers below this range
- Thick copper etching compensation has been applied if any layer specifies copper weight above 1 oz — trace widths and spacings are adjusted to account for manufacturing undercut
- Controlled impedance test coupon request is included in the fabrication notes — manufacturer is instructed to include test coupons on the production panel and provide a TDR measurement report
- IPC class requirement is specified — IPC Class 2 for standard commercial products, IPC Class 3 for high-reliability, automotive or medical applications
- DFM review has been requested from your manufacturer before production start — all stackup, via and copper balance questions are resolved before the order is confirmed
How to Use This Checklist
This checklist is most effective when used at two points in your design process:
First pass — before you begin routing:
Complete Section 9.1 (Stackup Structure) and Section 9.3 (Material Specification) before placing components or routing any traces. These decisions define the design rules — trace widths, via sizes, layer assignments — that everything else in your layout depends on. Getting them right at the start eliminates the most expensive category of late-stage design changes.
Second pass — before Gerber submission:
Complete Sections 9.2 (Electrical Performance) and 9.4 (Fabrication Readiness) as a final gate check before submitting your files. These checks catch the routing-level and documentation issues that are easy to overlook at the end of a long layout cycle but can cause significant delays if discovered during manufacturer DFM review.
If any item in this checklist cannot be checked off with confidence, resolve it before submitting your files — either by making the necessary design change or by discussing the issue with your manufacturer’s engineering team. A 30-minute conversation before submission is almost always less expensive than a board respin after fabrication.
Start Your 6 Layer PCB Project with the Right Stackup
A well-designed 6 layer PCB stackup is not a detail you revisit after layout — it is the foundation that every other design decision builds on. Get it right at the start, and signal integrity, EMI compliance and manufacturability follow naturally. Get it wrong, and no amount of post-layout optimization will fully compensate.
The principles in this guide give you a solid framework for making confident stackup decisions: choose a configuration that matches your electrical requirements, assign layers with signal return paths in mind, plan your controlled impedance before you route a single trace, select the right material for your frequency range and operating environment, and verify your stackup against DFM constraints before submitting for fabrication.
If you have questions about your specific 6 layer PCB stackup — or if you would like a free stackup confirmation and impedance calculation before you begin layout — Vonkka PCB’s engineering team is ready to help.
Ready to fabricate your 6 layer PCB?
Vonkka PCB offers free DFM review, free stackup consultation and quick-turn 6 layer PCB manufacturing for OEMs worldwide.
Get a Free 6 Layer PCB Quote →
Contact Our Engineering Team →
